A Frame Buffer Architecture for Parallel Vector Generation

نویسنده

  • Xiaolin Wu
چکیده

An intelligent frame buffer architecture is proposed for parallel and distributed line scan-conversion . The architecture is of the type of wavefront array processors. It is demonstrated that the new frame buffer architecture achieves extremely high throughput and yet with very low frame buffer bandwidth requirement in scan-conversion, providing a solution to the bottleneck problem of pushing pixels into the frame buffer.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Approach to Accelerating Dissolved Vector Buffer Generation in Distributed In-Memory Cluster Architecture

The buffer generation algorithm is a fundamental function in GIS, identifying areas of a given distance surrounding geographic features. Past research largely focused on buffer generation algorithms generated in a stand-alone environment. Moreover, dissolved buffer generation is dataand computing-intensive. In this scenario, the improvement in the stand-alone environment is limited when conside...

متن کامل

A Parallel Architecture for Video Processing

Video data consists of a sequence of frames that is produced at a constant rate and many applications in real-time require the processing of these frames executing compute intensive algorithms. To handle many of such applications in real-time, we developed a new architecture based on parallel processing. The parallel architecture for video processing has been developed at Queen Mary and Westfie...

متن کامل

Normal Fermi-Walker Derivative in E_{1}^{3}

In this paper, firstly, in $E_1^3$, we defined normal Fermi-Walker derivative and applied for the adapted frame. Normal Fermi-Walker parallelism, normal non-rotating frame, and Darboux vector expressions of normal Fermi-Walker derivative by normal Fermi-Walker derivative are given for adapted frame. Being conditions of normal Fermi-Walker derivative and normal non-rotating frame are examined fo...

متن کامل

An Efficient Massively Parallel Rasterization Scheme For a High Performance Graphics System

We present in this paper the IMOGENE II system, a massively parallel Multi-SIMD graphics system. This architecture uses a new rasterization scheme combining Object Parallelism and Parallel Virtual Buffers. This scheme leads to a better efficiency than other massively parallel SHvlD systems, and allows a cost-effective, powerful and easily expandabJe system to be designed. The syst.em consists o...

متن کامل

3D-SoftChip: A Novel Architecture for Next-Generation Adaptive Computing Systems

This paper introduces a novel architecture for next-generation adaptive computing systems, which we term 3D-SoftChip. The 3D-SoftChip is a 3-dimensional (3D) vertically integrated adaptive computing system combining state-of-the-art processing and 3D interconnection technology. It comprises the vertical integration of two chips (a configurable array processor and an intelligent configurable swi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015